Reducing Power Consumption of Openflow Switch on the NetFPGA Platform
نویسندگان
چکیده
منابع مشابه
Energy saving for OpenFlow switch on the NetFPGA platform based on queue engineering
Data centers play an important role in our daily activities. The increasing demand on data centers in both scale and size has led to huge energy consumption that rises the cost of data centers. Besides, environmental impacts also increase considerably due to a large amount of carbon emissions. In this paper, we present a design aimed at green networking by reducing the power consumption for rou...
متن کاملA Network Emulator on the NetFPGA Platform
Network emulators play an important role when researchers want to evaluate the performance of newly designed protocols or network mechanisms instead of deploying them in real networks, because network emulators can provide appropriate network situations, (for example, delay, bottleneck bandwidth and packet loss) needed for experiments through easy control ‘knobs’. In this paper, we have impleme...
متن کاملOpenFlow Implementation on NetMagic Platform
Stanford University proposed a new network switch model named OpenFlow for the research of network innovation. OpenFlow enables researchers to control the behavior of the network by managing flow table. NetMagic is an open network switching platform for the innovative research of next generation Internet architecture. This paper introduces OpenFlow and NetMagic briefly, and implements a customi...
متن کاملA Low Power Consumption Frequency Adaptation Mechanism Based on the Traffic and Implementation on NetFPGA
Both in academic and industrial research, building a green energy-saving network has become a hot topic. Combined with hardware division and adaptive algorithm, this paper proposes an adaptive frequency control mechanism based on traffic to reduce power consumption. By calculating real-time traffic, the network device can adjust its operating frequency. On the premise of maintaining network per...
متن کاملNAT implementation for the NetFPGA platform
We present an implementation of NAT (Network Address Translation) for the NetFPGA platform capable of line-rate Gigabit Ethernet. Our implementation features RAM and CAM (Random Access and Content Addressable) memories for a fast and efficient NAT table. Several simulation and regression tests are included.
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Research and Development on Information and Communication Technology
سال: 2014
ISSN: 1859-3534,1859-3534
DOI: 10.32913/mic-ict-research.v3.n11.307